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ABSTRACT
In this project, the modeling of gate current is introduced to obtain
a negative differential resistance (NDR) on a dual-channel tunneling real-
space transfer transistor (TRSTT). The device was fabricated on a GaAs
(100) substrate with a GaAs/InGaAs/GaAs straddling heterostructure. Ac-
cording to the experimental data reported by Yu et al. in 2010 [1], they
demonstrate an InGaAs and δ-doped GaAs dual-channel TRSTT device with
an λ-type NDR in a low drain-source voltage (VDS), which reaches a peak-
to-valley current ratio of 3.3. Meanwhile, the gate-source current sharply
increases at the same applied VDS. The thesis aims to build current models
to reproduce these I-V characteristics, and to investigate the mechanism of
current-controllable NDR effects. The drain-source I-V relation without leak-
age has been first derived and simulated to fit the experimental data and set
down constants for later modeling processes. Then an analytic model of the
gate current IG is introduced. The simulated results obtained a sharp drop
similar to experimental data. The gate current model involves intermediate
modeling processes such as tunnel probability (θy), velocity of charges (υy)
approach to quantum well (QW), charge distribution function (f(E)), and
potential difference along the channel (V (x)). These models are discussed
in a progressive path step by step, which includes numerical derivation and
simulations. The current flow direction will be analyzed as a core point. The
complementary drain-source I-V characteristic relation is produced by con-
sidering the gate current derived before and generating a family of curves in
a λ-shaped NDR in the same VDS region with a sharp drop of IG. All the
simulations are done by mathematical iterating in Matlab with the Illinois
Taub Cluster as simulator source. The simulated results will be compared
with experimental data to verify the high reliability of the model. In the last
section of the project, the limitation of the uncomplementary derivation of
V (x) after device saturation will be discussed, accompanied by suggestions
for future improvements.
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CHAPTER 1
INTRODUCTION
1.1 Motivation
As the miniaturization of complementary metal-oxide-semiconductor
technology continues beyond 20nm, it becomes more and more difficult to
make transistors smaller and pack more into unit area, without increasing the
power consumption and cost, to maintain speed. New computer technologies
require the chip to work more efficiently and enable more functions per unit
space and time, pushing the semiconductor industry towards groundbreak-
ing revolution. Many proposals have been carried out with novel fabrica-
tion technologies, new materials or superior structure, etc. Among them,
the inventions of the gate controllable negative differential resistance (NDR)
resonant tunneling diodes and real space transfer (RST) transistors have at-
tracted much research interest in making next-generation devices, especially
high frequency oscillators and high speed memories [2].
The mechanism of the NDR through RST in heterojunctions was first
proposed by Hess in 1979 [3]. Later the mechanism was developed and
adopted in new devices. The conventional NDR effect was based on the
thermionic emission of charge carrier transfer from the high-mobility quan-
tum well (channel) region to the low mobility barrier region. On the other
hand, the AlGaAs/InGaAs/GaAs pseudomorphic modulated doped tunnel-
ing real-space transfer transistor (TRSTT), which was proposed by Bigelow
and Leburton in 1990 [4], was considered the first to integrate gate voltage
controlled NDR effects. It was believed that the TRSTT endowed with NDR
characteristics would make it available as a terahertz oscillator source [5] with
a fast switching speed and a lower subthreshold swing. This application was
considered incredibly useful in high frequency circuits, such as weighted sum
threshold logic circuits [6], static frequency dividers or flexible logic circuits
1
[7]. Hence, many experiments have been done in the past few decades on the
performance of typical devices, such as negative resistance field-effect transis-
tors [8], charge injection transistors [9] and tunneling field-effect transistors
[6], etc. Apparently, theoretical research on I-V characteristic modeling is
needed to help investigate and further develop the mechanisms of gate cur-
rent controlled NDR effects.
1.2 Previous Research
Gate current controlled NDR effects became evident in a wide range
of experiments with different device structures [8-12]. Group III-V materi-
als were used to make heterostructures, which let electron charges flow from
high mobility area to lower and cause an NDR phenomenon. Through an-
alyzing those research results, much information about the NDR effects in
dual channel devices can be gathered. This section briefly reviews, chrono-
logically, examples that are relevant to this thesis.
“Enhanced resonant tunneling real-space transfer in δ-doped GaAs/InGa-
As gated dual-channel transistors grown by MOCVD” (1996) [10]
A δ-doped GaAs/InGaAs gated dual-channel transistor (DCT) was stud-
ied to observe a pronounced N-shaped NDR and negative transconductance
by tunneling real-space transfer. A family of IDS versus VDS curves were
made by changing the sheet density of the δ-doped channel layer and the
thickness of the barrier layer. The authors found that decreased sheet charge
density and barrier thickness led to an increased current flow along the gate
direction, which resulted in an increase of peak-to-valley current ratio (PVR)
at NDR. The study announced the achievement of higher PVR values than
any other proposed TRST devices.
The basic concept of DCT device study to observe NDR by taking the
TRST was also used in this thesis project. And the PVR values are discussed
in the NDR region as well. The tunneling occurred from the δ-doped channel
to the metal gate, which increased the gate current and caused the NDR.
However, in our modeling process, the gate current varies mainly by gate
bias and applied VDS with fixed 4 × 1012/cm2 sheet charge density in the
δ-doped channel and 30nm barrier layer.
“Enhancement-mode In0.52Al0.48As/In0.6Ga0.4As as tunneling real space
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transfer high electron mobility transistor” (2004) [11]
The device made in this case was a single channel, high electron mobility
transistor (HEMT) fabricated with In0.52Al0.48As/In0.6Ga0.4As. It operated
at a low gate bias of 0V to 0.5V. Since the electric field increased between
the channel and gate layer with increasing applied gate bias, the electrons
in the channel became “hot”. Tunneling happened because of the continued
increase of the e-field, which made electrons accumulate enough energy to
overcome the barrier layer (QW). Hence the increasing leakage from the gate
decreased IDS, which led to a pronounced N-shape of the NDR phenomenon.
This HEMT device study is similar to the experimental device study
presented in this thesis. The main difference is that the HEMT they used
was a single channel device in which hot electrons tunneled directly to the
gate, instead of a dual channel device in which charges tunnel from high
mobility channel to lower and finally reach the gate. The idea behind [11]
was adopted to help simplify the TRSTT device structure and make it easier
to analyze.
“Fabrication and dc current−voltage characteristics of real space transfer
transistor with dual-quantum-well channel” (2008) [12]
The device studied in this case is similar to the device presented in this
thesis project. Both devices have a GaAs/InGaAs/GaAs dual-channel het-
erojunction structure and the NDR effects happen with a real space transfer.
And both devices exhibit increased gate current due to the “hot” electrons
tunneling through the cap layer and reaching the gate with a NDR.
However, [12] focused on discussing the advantages of using the gate to
control NDR effects, with an eye towards replacing the combination of reso-
nant tunneling diodes and high electron mobility transistors in NDR circuits.
The thesis project gathered ideas about applications of NDR effects in differ-
ent circuits, but put more effort into using analytical models to understand
the mechanism of gate controllable NDR effects.
1.3 Research Project Outline
The research aims to investigate the analytic models of gate current con-
trolled NDR effects in a GaAS/InGaAs/GaAs heterostructure dual-channel
TRSTT device. Experimental data used was provided by [1] and [13] through
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fabricating the real device followed by bench tests. Simulations are carried
out according to the built up device circuit to fit the experimental data, in
order to reproduce the NDR phenomenon and verify the reliability of the
research.
The models are divided mainly into two parts: drain-source I-V char-
acteristic IDS models and gate current IG models. The modeling process
begins with a simple MOSFET structure, then derives an IDS versus VDS
model without considering the leakage, followed by the gate current mod-
eling. There are four intermediate steps involved. The tunnel probability
θy is the first to be introduced. Its derivation starts from the simple time-
independent Schro¨dinger equation [14] and then applies Wentzel-Kramers-
Brillouin approximation (WKB) [15] to get a general solution. Then the
solution is simplified by analyzing the band moving under gate bias with
a single triangular QW. After getting θy, the velocity of charges approach
to quantum well (υy) and charge distribution function f(E) is investigated.
V (x) is derived by a method similar to that used previously to derive VDS.
Then the project focuses on explaining the mechanism of gate current di-
rection change after reaching VNDR, which is considered the main cause of
NDR. The simulation data of IG are then used to carry out the IDS includ-
ing tunneling effects. A λ-shaped NDR exists right at the region of sharply
drooped IG, indicating that the NDR effects of the particular TRSTT are
controllable by gate current. All calculations and simulations were done in
Matlab, and results fit well with the experimental data provided, except for
the limitation of V (x), which is discussed in Chapter 6 along with ideas for
future improvement.
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CHAPTER 2
TRSTT DEVICE STRUCTURE
2.1 Simple Structure and Band Diagram
Figure 2.1: Cross-section view of device structure along x-y plane.
The device structure is retrieved from that in Refs. [1], [13], and the
cross−section view is shown in Fig. 2.1. It is a GaAs/InGaAs/GaAs dual-
channel heterostructure device [10], which consists of a 0.8-m intrinsic GaAs
buffer layer at the bottom with a 90A˚ undoped In0.2Ga0.8As channel layer
on the top. Then a 90A˚ undoped GaAs spacer layer was placed, followed by
a silicon δ-doped thin layer with a 4 ∗ 1012 cm−2 sheet density. Finally, a
300A˚ undoped GaAs formed the cap layer. The channel length is 2µm, and
the width is 60µm. A layer of 2-dimensional electron gas (2DEG) [16] was
created between the channel layer and spacer layer by the InGaAs/GaAs
straddling heterostructure [17]. The 2DEG and δ-doped layers, colored in
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pink, will form two channels when the device is turned on. The electron
mobility in the 2DEG channel was measured to be 5604 cm2/Vs by Hall test
[18], and the sheet density of carrier in InGaAs channel was 9.02∗1011 cm−2.
The device source and body were connected to ground. However, since the
electron mobility along the δ-doped channel was thousands of times smaller
than that in the 2DEG channel, we neglected the current contribution made
by the charges flow in the δ-doped channel. This made the device structure
much simpler to analyze. The resistance of RG was known as 10kΩ. And
the other two resistors RS and RD were both set to 180Ω, though they were
not included in the real experimental test. The reason for having them is to
simplify device structure and help derive the analytical model. This will be
explained in detail when we introduce the device band diagram.
Figure 2.2: Band diagram in cross section view along vertical direction (y-z
plane) from gate to substrate along the channel.
The band diagram in Fig. 2.2 shows the cross section in the y-z plane of
the device. Region I represents the 2DEG channel, Region II is the δ-doped
channel and Region III is the metal gate side. The purpose of the band
diagram is to illustrate how the band movement is controlled by gate bias
under different drain-source voltage supplies, as well as the charges tunneling
through the barriers all the way from Region I to Region III or in reverse.
The black lines show the device at equilibrium with the line EF = 0 as the
reference. The green line shows a forward gate bias applied on the device.
The whole barrier between Regions II and III moves downward by an or-
der of magnitude of eVG without changing the barrier height ∆Em, where
∆Em = 0.95eV [1], φm is metal gate work function, and χ is vacuum work
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function. The variable V (x) represents the potential difference from the po-
sition x to source along the channel direction. The brown lines show that
the barrier between Regions II and I moves downward by assuming the V (x)
increases along the x-axis (channel direction). The distance from y(0) to ym
is 30nm, which is the GaAs cap layer, and below y(0) to Region I is the 9nm
InGaAs channel layer.
2.2 Experimental Test Results
The DC I-V characteristics were measured in a Keithley 4200 characteri-
zation system at room temperature [1]. The TRSTT device was fabricated by
conventional MOSFET processes consisting of photolithography, wet etching
and liftoff techniques. AuGeNi and Au were sputtered as source and drain
electrodes on the GaAs substrate, and sintered at 375◦C for 25s for the ohmic
contacts. Then Au was evaporated on the GaAs cap layer as a Schottky gate
in the middle of the source and drain. The partial experimental results are
presented in Fig. 2.3 [1].
From the data curve of drain-source current IDS, a λ-shaped NDR is ob-
served via a family of curves made by different gate biases from 0V to 0.8V.
When the drain-source voltage approaches a value VNDR, the IDS dramati-
cally drops. Meanwhile the gate current IGS increases sharply at the same
point where IDS drops, indicating that the NDR was formed because of the
sudden change of the gate current. However, the previous researcher made a
mistake here: after reaching the VNDR, the gate current should drop sharply
instead of quickly increase. From Fig. 2.1, every increase of IGS will result
in a larger gate bias VG′ , which will open the channel further; therefore, a
more open channel should have a bigger current flow, which conflicts with the
data result in Fig. 2.3 in which IDS drops to form an NDR. Therefore, the
answer is that IGS should reduce to get negative (opposite direction) after
approaching VNDR. Detailed reasoning and current model will be presented
in the next chapter.
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Figure 2.3: Experimental result. Drain-source current (left axis) and gate
current (right axis) versus drain-source voltage with step gate voltage char-
acteristics of TRSTT at room temperature. Gate voltage change from 0V to
0.8V with a 0.1 V step.
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CHAPTER 3
ANALYTIC MODEL OF GATE CURRENT
3.1 I-V Characteristic without Tunneling
Figure 3.1: Simple MOSFET circuit model, with two resistors connected in
series at drain and source side.
The gate current derivation is the core of this thesis, since it will directly
control the current flow in the channel from source to drain. The gate current
can be treated as a leakage by which the electron charges tunnel through the
barrier from the 2DEG all the way to the metal gate. But before we ad-
dress the gate current, there are still some constants that are very important
in derivation but are unknown from the experimental result; these include,
for example, RS/D and electric field strength. So we need to finalize those
constants through deriving the I-V relations and simulate the characteristics
of a simple 2-D MOSFET circuit structure without gate tunneling to fit the
experimental data in [1], [13]. The circuit consists of two resistors attached in
series at drain and source side. The general circuit was already shown in Fig.
2.1, but in order to make it clear and easy to read, another simplified circuit
diagram is given in Fig. 3.1. The device is under gate control in different
drain biases with source and body grounded. Kirchhoff’s current law (KCL)
solves the circuit with the I-V relations defined in Eq. 1(a,b) and Eq. 2. As
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we mentioned before, the reason for connecting two identical series resistors
along source and drain is because this helped to make the band diagram
easier to analyze. The electron charges go from source and drain into the
2DEG channel; they have to pass through the GaAs cap and spacer layers.
Since the two layers will not change under the drain and source regions, we
recognize the loss of the charges along the path to be two identical resistors
connected in series under drain and source.
VS′ = (IDS − IGS) ∗RS ≈ IDS ∗RS (1.a)
VD′ = VD − IDSRD (1.b)
VG′ = VG − IGSRG (2)
From the experimental data in Fig. 2.3, the gate current IGS was about 1/30
of the IDS. Especially before the drain-source voltage reached the VNDR, the
difference was even larger. So IDS − IGS ≈ IDS in Eq. 1.a was established.
On the other hand, since the gate current direction flow from the metal gate
to the semiconductor was considered as positive, the potential at VG′ is larger
than VG shown in Eq. 2.
Now we substitute the assumptions above into the integration of the
simple drain-source current equation. Considering the hot electron mobil-
ity degradation [11] of the mobility along the channel, we get the general
equation of the device I-V relations. Using Eq. 4, the electron mobility was
measured to be µn0 = 5406 cm
2/Vs∫ L
0
IDdx+
ID
c
∫ VD′
VS′
dVx = µn0CiZ
∫ VD′
VS′
(VG′ − VT + VS′ − Vx) dVx (3)
ID =
µn0
1 +
VD′S′
cL
Ci
Z
L
(
V ′GTVD′S′ −
VD′
2
S′
2
)
(4)
However, as the VD′S′ depends on IDS, it is needed to expand the whole equa-
tion and simplify it via representing constant terms with a single character.
Substituting cL = VC and (RD + RS)Ci
Z
L
µn0 =
1
Vµ
, then rearranging into a
quadratic form of VD′S′ , yields
VD′
2
S′(
1
2Vµ
− 1
VC
) + VD′S′(
VDS
VC
− VG′T
Vµ
− 1) + VDS = 0
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Here only the ‘-’ sign was adopted after solving the quadratic function; since
there is no voltage supply along the drain-source when VDS = 0V , the term
VD′S′ should be omitted as well.
VD′S′ =
−(VDS
VC
− VG′T
Vµ
− 1)−
√
(VDS
VC
− VG′T
Vµ
− 1)2 − 4VDS( 12Vµ − 1VC )
1
Vµ
− 2
VC
(5)
Finally, by substituting ID =
VDS−VD′S′
RD+RS
, the general relation IDS versus VDS
is found in the linear region of the simple MOSFET model.
ID =
VDS
RD +RS
−
(
VG′T
Vµ
+ 1− VDS
VC
)−
√
(VDS
VC
− VG′T
Vµ
− 1)2 − 4VDS( 12Vµ − 1VC )
(RD +RS)(
1
Vµ
− 2
VC
)
(6)
The next step is to make the complementary I-V relations. The saturation
(pinch-off) can be calculated by taking the conductance Gd equal to zero.
Gd =
dID
dVDS
=
1
Vµ
− 1
VC
−
1
VC
(
VG′T
Vµ
+ 1− VDS
VC
) + 2( 1
2Vµ
− 1
VC
)√
(VDS
VC
− VG′T
Vµ
− 1)2 − 4VDS( 12Vµ − 1VC )
= 0
The solved drain-source voltage point was set to be V SATDS . Plugging the
saturation voltage back into the current general formula Eq. 6, we can get
saturation current as well. However, the conductance equation was very com-
plicated to rearrange and calculate V SATDS . We have to multiply the dominant
and square both sides. The substitutions were used again to make the equa-
tion easier to solve, namely, α = VC
Vµ
− 1 and β = VG′T
Vµ
+ 1 respectively. Then
we rearrange the equation again to form a quadratic function and solve V SATDS
in Eq. 7.
(
1
Vµ
− 1
VC
)2[(
VDS
VC
− VG′T
Vµ
− 1)2 − 4VDS( 1
2Vµ
− 1
VC
)]
=[
1
VC
(
VG′T
Vµ
+ 1− VDS
VC
) + 2(
1
2Vµ
− 1
VC
)]2
⇒ V SATDS = VC [β + α− 1 +
√
2βα2 + (α− 1)(α− 2)2
α + 1
] (7)
After we solved Eq. 6 and Eq. 7, the simulation of drain-source current ver-
sus drain-source voltage was carried out by changing the gate voltage from
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0V to 0.8V with a 0.1V step. However, this time the tunneling current along
the gate direction was not included, which means V ′G ≈ VG.
The simulation was performed by Matlab using Illinois Taub Cluster.
Through continuously modifying simulation constants, a family of I-V curves
has been established to fit perfectly with the testing data. Since the NDR
existed before the saturation of the device, the saturation points of the sim-
ulated curves in Fig. 3.2 were bigger than VNDR in the experimental data.
The constants were finalized to be RD = RS = 180Ω and the electric field
strength along the channel C = 500V/cm.
Figure 3.2: Matlab simulated result. Drain-source current versus drain-
source voltage without considering tunneling in gate voltage change from 0V
to 0.8V with a 0.1V step. Constants are Rs = Rd = 180Ω, Ci =0.0038F/m2,
c = 500V/cm, Z = 60µm, L = 2µm and Vth = −0.47V, at room tempera-
ture.
3.2 Potential Difference Along the Channel
Before we introduce the tunneling probability, the V (x) needs to be dis-
cussed because it is one of the most important intermediate expressions, with
a considerable effect on both tunneling probability and charge distribution.
The V (x) was the potential difference from position x to source (grounded).
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The derivation is based on the same idea as deriving the drain-source voltage
of a simple MOSFET circuit device, since at position x = 0, V (x) = VS′ and
when x = 2µm which was the maximum, V (x) = V ′D. This relation was
already shown in Fig. 2.1; hence, we use the same integral in Eq. 3 which
solved VDS, but change the upper limit from VD′ to V (x), and follow all the
same steps that we did before from Eq. 3 to Eq. 5. Finally the expression
of V (x) should be as follows in which the VG′T = V
′
G − VT :
V (x) = IDRS + (VGT − ID
µn0CiZc
)−
√
(VGT − ID
µn0CiZc
)2 − 2IDx
µn0CiZ
(8)
The V (x) actually depends on the drain-source voltage (as it depends on
IDS), gate bias, and the position inside the channel. In order to simulate
the expression, which has two variables, we decided to fix gate bias and plot
V (x) versus x with different VDS. The simulation was done with Matlab
using the Illinois Taub Cluster simulator source. The gate bias was set to
vary from 0V to 0.8V with 0.1V step, and VDS was set to change from 0.2V
to 3V with 0.2V step. Figure 3.3 only shows 2 out of 8 graphs, since it
is enough to observe the trend. In order to check whether the simulations
are reasonable, we look at the values of V (x) at x = 0 and x = L under a
specific gate bias. The potential difference at the two points should just be
VS′ and VD′ , which can be observed from the circuit in Fig. 2.1. Then take
the corresponding IDS value from Fig. 3.2 with same gate bias, and put into
Eq. 1.a to get values of VS′ . For getting VD′ , choose the one V (x) curve with
specific VDS and use Eq. 1.b to get VD′ . It is found that they fit perfectly
with the simulated VD′ and VS′ under all the gate biases applied from 0V to
0.8V with the corresponding applied VDS. This verifies that the simulated
results we have for V (x) are accurate and reasonable.
From the two graphs, it was found that not all the curves corresponding
to different VDS were observed. The reason was that once the device reached
V SATDS , the IDS never increased further because of the saturation. On further
inspection of Eq. 8, one can see that if IDS is saturated, the trend of the curve
will not change any more as the other variables are all constants or changing
in the fixed trends. So the curves with VDS higher than the saturation point
were overlapped together with the highest value that V (x) can reach under
this particular gate bias. The V (x) has a limitation at this point, which will
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be discussed in detail in Chapter 5.
Figure 3.3: Matlab simulated result. V (x) versus x without considering
leakage with V (x) = 0.1V and V (x) = 0.8V, drain-source applied voltage
range from 0V to 0.8V with a 0.2V step. Constants are µn0 = 5406 cm
2/Vs,
Ci =0.0038F/m2, c = 500V/cm, L = 2µm, Vth = −0.47V and RS = 180Ω
at room temperature.
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3.3 Tunneling Probability
After all the constants and intermediate expressions were derived, the
tunneling current along the gate was taken into consideration to observe
the NDR in the I-V characteristics of the TRSTT, which means VG′ =
VG − IGSRG. Above all, the tunnel probability θy(Ey, x) would be the first
to introduce. The tunneling probability varies at different position x in the
channel, because V (x) changes with position. According to the band diagram
in Fig. 2.2, the tunnel probability should be the integration over all energy
levels inside the quantum well corresponding with different tunnel length y.
The tunneling happened over both of the two barriers between Region I and
II, and in Region III. It was difficult to solve, since it needs to consider the
motion change of the two barriers at the same time under the applied voltage
bias. However, as Fig. 2.2 shows, the barrier height between Region I and II
is much lower than that between Region II and III. Because of InGaAs/GaAs
straddling the heterostructure, the band gap difference [19], [20] formed the
barrier between Region I and II.
For GaAs at 300K,
Eg = 1.519− 5.405 ∗ 10−4 ∗ T
2
T + 204
(eV )
For In1−xGaxAs at 300K,
Eg = 0.324 + 0.75x+ 0.45x2(eV )
From the experimental data for x = 0.8, ∆Eg = 0.21eV existed at room
temperature. Meanwhile since the discontinuity of the conduction band Qc =
∆Ec
∆Eg
≈ 0.76 [10], the barrier between the 2DEG and δ-doped channel was just
0.16eV, about one sixth of the other barrier ∆Em = 0.95eV. The lower barrier
made the tunneling probability much larger than that of tunneling through
the gate barrier. In addition, the availability of tunneling charges is much
higher in the 2DEG channel than in the upper δ-doped channel, with a shorter
tunneling length of 9nm instead of 30nm. All of these factors contributed to
our assumption that the tunneling effect of the barrier between Region I and
II can be ignored, since the influences on the current are smaller than those
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of the larger barrier in Region III. So after all assumptions were applied, it
became a single triangular quantum well (QW) tunneling problem, which
was much easier to solve. The derivation of tunneling probability starts with
the simple time-independent Schro¨dinger equation [14].
− ~
2
2m∗
d2ψ
dx2
+ V (y)ψ = Eyψ
which can be written as
d2ψ
dx2
=
2m∗(V (y)− Ey)
~2
ψ
In the device band diagram, the y-axis was considered as the positive direc-
tion from left to right (semiconductor to gate), which is the way charge flows
(opposite to current flow). Since the barriers between Region I and II were
ignored, the y-axis started at y(0) – the δ-doped channel, which was also
the overlap of the GaAs spacer and cap layer. Its maximum length reached
the metal gate ym. The energy corresponding to the position y was called
Ey and the potential at the point was V (y). The Wentzel-Kramers-Brillouin
approximation (WKB) [15] was used to help solve the tunneling probability
in a finite QW. It gave us the following general formula:
θy(Ey) = e
− ∫ ym
y
2
√
2m∗[V (y)−Ey ]
~ dy (9)
Since the line EF = 0 at equilibrium was set as the reference, the poten-
tial difference related to position y along the triangular QW was solved by
defining V (ym) = ∆Em − eVG + EF , and V (y0) = −eV (x) + EF , where
∆Em = e(φm − χ).
V (y) = [V (ym)− V (y0)] y
ym
+ V (y0) (10)
Substituting the line expression V (y) back into the general formula of tun-
neling probability, Eq. 9, we should get
θy(Ey) = e
− 2~
∫ ym
y
√
2m∗[V (ym)−V (y0)] yym+V (y0)−Eydy
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Now we rewrite the Eq. 10 to get the relation between the position y
and corresponding energy y = Ey−V (y0)
V (ym)−V (y0)ym, and plug it back into the new
general formula above to get the final tunneling probability.
θy(Ey) = e
− 4
√
2qm∗
3~
ym
V (ym)−V (y0) (V (ym)−Ey)
3
2−[(V (ym)−V (y0)) yym+V (y0)−Ey]
3
2
However, since we already know V (ym) and V (y0), substituting them with
the terms inside the equation gives us a much simpler expression. However,
in the final expression, the variable V (x) played a decisive role which can be
observed through the following simulation:
θy(Ey, x) = e
− 4
√
2qm∗
3~
[e(φm−χ)−eVG−Ey ]
3
2
e(φm−χ)−eVG+eV (x) ym (11)
The simulation of tunnel probability was also done with Matlab and the
results are plotted in Fig. 3.4, which shows a family of curves of probability
ranging [0,1] under the gate control from 0V to 0.8V with 0.1V step. The
value of potential difference from position x along the channel was set to
be a constant varying from 0.2V to 0.7V with 0.1V step. Totally there will
be eight simulated graphs, but only the V (x) = 0V and V (x) = 0.8V are
shown below, since it is enough to observe the difference due to the quantity
change. The graphs are divided into two sets: the first set consists of two
regular plots, and the rest are log plots. The change of tunnel probability
can be observed more clearly in log plots. They change uniformly with the
uniform change of gate bias, but the increase of V (x) will slow down the
tunneling, especially at energy level close to the ground.
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Figure 3.4: Matlab simulated result. Regular/log plots of tunnel probability
with V (x) = 0V and V (x) = 0.8V, gate voltage range from 0V to 0.8V
with a 0.1V step. Constants are µn0 = 5406 cm
2/Vs, RS = RD = 180Ω,
Ci = 0.0038F/m2, c = 500V/cm, Z = 60µm, L = 2µm, ym = 30nm,
m∗ = 1.1m0, ∆Em = 0.95eV, RG = 10kΩ and Vth = −0.47V, at room
temperature.
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3.4 Speed of Charges Approaching to the Barrier
In addition to the tunnel probability and V (x), another category in-
volved is the speed of charges approaching to the barrier (a triangular QW)
of Region III in the band diagram, which shows in Fig. 2.2. By consid-
ering quantum mechanics, the semi-classical equation of motion states that
velocity with an particular wave vector k will be
υy(E) =
1
~
∇kyEn(k)
where En(k) is the n-th energy level. And according to the band diagram near
the triangular QW, it should be En(k) = E+E(ky). Taking the divergence of
the energy level υy(E) =
1
~
dE(Ky)
dky
, then we can have the expression related to
energy and the k vector along the y-axis. This will be used later to simplify
the gate current equation.
dE
~
= υy(Ey(k)) ∗ dky (12)
3.5 Gate Current Derivation
The gate current we have is actually a leakage flow from channel to gate.
It can be derived from a 2-D leakage current density function and integrated
with the whole area along the x-z plane.
IG =
∫ Z
0
∫ L
0
dxdz ∗ Jleak =
∫ Z
0
∫ L
0
dxdz ∗ 2
Vol
ky>0∑
k
υy(Ey(k))θy(E, x)f(E)
The sum of the flux in the whole volume of current could be transformed as∑ky>0
k → Vol(2pi)3
∫
d
→
k . Then the current density was written to be
Jleak =
1
4pi3
∫
d
→
k‖ ∗
∫ +∞
k(y=0)
dkyυy(Ey(k))θy(E, x)f(E) (13)
In the equation, the charge distribution function f(E) was the only term that
was not yet defined. Since the experiment took place at room temperature,
and the electron charges are already accumulated in the 2DEG channel at
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equilibrium, we set the f(E) to be the Fermi-Dirac distribution [21], [22].∫
d
→
k‖ f(E) =
∫ 2pi
0
dρ
∫ +∞
0
dk‖ ∗ k‖ ∗ 1
1 + e
E−EF+eV (x)
kBT
The distribution takes the integration over all the energy levels in the QW.
To simplify it, we substitute the energy level in the QW to E = Ey +
~2k2‖
2m∗ ,
and use ζ to represent ζ =
~2k2‖
2m∗kBT
. After yielding them into the distribution
function, then we get a term with natural logarithm.
2pim∗kBT
~2
∫ +∞
0
dζ ∗ e
−ζ
e−ζ + e
E−EF+eV (x)
kBT
⇒ 2pim
∗kBT
~2
∗ ln(1 + e−
E−EF+eV(x)
kBT )
(14)
The expression of the leakage current density was formed by plugging
tunneling probability Eq. 11, the velocity of charges Eq. 12 and charge
distribution function Eq. 14 together into Eq. 13. The JG was the leakage
current density at a particular position x along the channel. It is needed to
integrate it over all energy levels in QW and the positions on the x-axis to
get the final gate current. The EF in Eq. 15 represents the Fermi-energy
level at equilibrium.
JG = Jleak =
Z ∗m∗kBT
2pi2~3
∫ +∞
(EF−eV (x))
dEy ∗θy(Ey)∗ ln(1+e−
E−EF+eV (x)
kBT ) (15)
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CHAPTER 4
GATE CURRENT DIRECTION
4.1 Before Approaching NDR within VDS ≤ VNDR
The gate current did not always flow in one direction. As discussed in
Chapter 2, the researcher made a mistake in the experiment by confusing
the direction of the gate current before and after getting the NDR. From
Fig. 2.2, the NDR occurs right at the sudden change of IG. According to
the theory of this thesis, current flowing from metal gate to semiconductor
was defined as positive; the NDR happened because of the sharp reverse of
current direction. Before the VNDR was reached, the electron charges came
equally from both the drain and source sides, then traveled to the middle of
the 2DEG channel and tunneled through the GaAs cap layer to the metal
gate. The model of charge flow is shown in Fig. 4.1. Since the current flows
opposite to the charge flow, the gate current was in the positive direction at
this time.
From Figure 4.1, the increase of VDS will reduce the voltage potential dif-
ference between gate bias VG′ and VD′ . This will reduce the electron charges
that flow from drain to gate, which will result in a drop of gate current. Since
VG′ = VG− IGSRG, the decrease of gate current will cause an increase of VG′ ;
thus, the channel, and the device as well, will be more opened. The experi-
mental data result in Fig. 2.3 provides evidence to support the conclusion.
IDS increases in the linear region with the decrease of the gate current before
reaching VNDR.
There is another essential part that needs to be pointed out here. The
potential VD′ is the value when V (x) reached the maximum of the channel
length. Though the VDS was small at this period, we cannot just consider the
difference between the gate bias and voltage applied at drain, but we also have
to consider the difference in V (x) along the channel. If VG′ became smaller
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Figure 4.1: When VDS ≤ VNDR , electrons flow from drain and source to the
gate, the gate current drops along with the increase of VDS. The NDR occurs
once the VNDR has been reached.
than V (x) at a particular position x∗, then from source to this position, the
electrons will flow right from source side to gate, and the current I1 will go
from metal to semiconductor. On the other side, electrons go from gate to
drain with a current I2 flowing in an opposite direction. Hence the total gate
current would be the difference between the two portions of the current. Since
the I1 went the same positive direction as the gate current, then IG = I1−I2.
The structure is shown in Fig. 4.2.
Figure 4.2: Tunnel effective length x∗ is the position value when V (x) = VG′ .
I1 can be obtained by integrating the current density from source x = 0
to x = x∗ along the x-axis. And I2 of course will be the current integrated
from x∗ to maximum gate length L = 2µm. Gate current will be the differ-
ence between the two portions of current, which is shown in Eq. 16. The
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simulation of the gate current in period VDS ≤ VNDR will be shown together
with the whole period to be discussed next.
IG = I1 − I2 =
∫ x∗
0
JGdx−
∫ 2µm
x∗
JGdx (16)
4.2 After Getting NDR in VDS > VNDR
Once VDS exceeds VNDR, the story will be different. NDR happens
as the gate current suddenly drops to negative, and its magnitude increases
with that of VDS. The mechanism behind this relation is similar to that
explained in Section 4.1. However, in this period, since VDS keeps increasing,
VG′ drops. This causes VDS to be much larger than VG′ , and even the voltage
at the x = 0, VS′ , is larger than VG′ . Then the electrons flow from source
and gate all the way through the channel to the drain in Fig. 4.3. Hence,
the gate current will go from semiconductor to metal gate across the whole
channel length, which is in the negative direction according to the definition.
Figure 4.3: When VDS > VNDR , electrons flow from gate and source to drain;
the gate current goes in the negative direction and increases in magnitude
with increasing VDS.
At this time, the current density integration takes the range of the whole
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gate length from 0 to L to obtain the gate current with a negative sign.
IG = −Z ∗m
∗kBT
2pi2~3
∫ +∞
(−eV (x))
dEy
∫ 2µm
0
dx ∗ θy(Ey, x) ∗ ln(1 + e−
E−EF+eV (x)
kBT )
(17)
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CHAPTER 5
SIMULATION RESULTS AND CONCLUSION
5.1 Gate Current Simulation Results
The purpose of this simulation is to verify that the model of the gate
current (leakage current) we built fit the experimental data, and accordingly
to observe a λ-shaped NDR on the drain-source I-V characteristic of the
TRSTT device. After simulating the theoretical models, we can deeply in-
vestigate the control categories of the NDR in a TRSTT device. Eq. 16
and Eq. 17, which are the two portions of the gate current, will constitute
the majority of the simulation work. And the gate current values will be
put back into Eq. 6 and Eq. 7 to observe the NDR of drain-source current
curves.
The whole simulation contains multiple variables mainly in two sections.
One is the voltage control, which consists of gate bias VG and drain-source
voltage supply VDS. The other is position variables along the x,y,z axes, with
an exception – the energy levels in QW. Since the voltage potential V (x) in
Eq. 8 depends on gate bias VG′ , it contains a variable of IG, which is the
dependent variable that will be simulated. Hence, iterations were used to
finalize the answers. The gate current calculated in the previous stage was
put back into the equation VG′ = VG − IGSRG as a variable, and the rest
of the calculation steps were followed. When the simulation converged, the
answer was within 0.1% of the previously calculated gate current. Then this
value was accepted to the final results. All the calculations and intermediate
steps were accomplished with Matlab, using the Illinois Taub Cluster as the
simulator.
The result is shown in Fig. 5.1 with VG and VDS varying from 0V to 0.8V
and 0V to 5V respectively. Both of the two variables have 0.1V step. The
family of curves under different gate biases is exactly within the theoretical
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Figure 5.1: Gate current versus drain-source bias with gate current increasing
from 0V to 0.8V in 0.1V step. Constants are µn0 = 5604 cm
2/Vs, RS =
RD = 180Ω, Ci = 0.0038F/m
2, c = 500V/cm, Z = 60µm, L = 2µm,
Vth = −0.47V, m∗ = 1.1m0, ∆Em = 0.95eV at room temperature.
model expectation in the period VDS ≤ VNDR. The current value drops
sharply from positive to negative right at VDS = VNDR. Referring back to
Fig. 2.3, the experimental data at VDS ≤ VNDR, it is found out that the
highest gate current occurs at VDS = 0V with the value around 32µA. And
the separations between the start points of the other curves look uniform,
which is just the case we have in our simulation as well. The values after the
sudden drop also fit with the experimental data, which vary within 40−70µA.
The only exception is the current magnitude, which stays constant instead
of increasing with VDS from the experimental data. The main reason is that
the solution we have for V (x) is not complementary.
5.2 Drain-Source Current Simulation Results
Before discussing the limitation of V (x), the drain-source current I-
V simulation should be analyzed in detail. We put the IG values in Fig.
5.1 into VG′ in Eq. 6 and Eq. 7 to have the current curves as shown in
Fig. 5.2. The λ-shaped NDR manifests as expected. Comparing with the
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experimental data in Fig. 2.3, the gate current is similar, and the simulated
results fit perfectly at VDS ≤ VNDR. However, when the drain-source voltage
approaches VNDR, the sudden drop in current magnitudes is less than that
in the experimental data, especially under higher gate bias, and it holds
constant later on. This makes the peak-to-valley current ratio (PVR) smaller
than that of the experimental data. It is not surprising that the reason for this
problem is the same as that in the gate current simulation. When the device
starts to get saturated after the NDR, the derived V (x) is a general solution
which works very well in the linear region, but less so when approaching
saturation. Though the PVR drops, it is still in an increasing trend from 2
to around 3 with the gate bias going from 0V to 0.8V, which verifies that the
gate bias depends on the gate current which can be used to control the NDR
effects, especially by increasing it. This conclusion was also reached by [23]
in 2006 by testing an InGaAs dual channel transistor.
Figure 5.2: Drain-source current versus drain-source voltage considering gate
tunneling with gate current increasing from 0V to 0.8V in 0.1V step. Con-
stants are µn0 = 5604 cm
2/Vs, RS = RD = 180Ω, Ci = 0.0038F/m
2,
c = 500V/cm, Z = 60µm, L = 2µm and Vth = −0.47V at room tem-
perature.
Refer back to Fig. 3.3, which reports a simulation of V (x) without
considering the gate current VG′ ≈ VG. Another set of V (x) simulations
which including the leakage current is shown in Fig. 5.3, which help us
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to observe the limitation of V (x) under more complementary conditions.
The sudden drop of the V (x) values at x = 0 under larger applied VDS is
reasonable because of the effects from the NDR. Amazingly, both the sets of
curves in Fig. 3.3 and Fig. 5.3 exhibit the same problem, namely that V (x)
stays the same after device saturation.
Figure 5.3: Matlab simulated result, V (x) versus x including leakage with
V (x) = 0.1V and V (x) = 0.8V, drain-source applied voltage range from 0V to
0.8V with a 0.2V step. Constants are µn0 = 5406 cm
2/Vs, Ci = 0.0038F/m2,
c = 500V/cm, L = 2µm and Vth = −0.47V and RS = 180Ω at room
temperature.
According to device physics, after pinch-off of the channel, the continued
increase of VDS should cause a “snap back” of the pinch-off point. Then the
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electric field will reach maximum and electrons will drift from that point all
the way to the drain side. The electric field strength should be incredibly
large from the pinch-off point to the end of the channel. However, the V (x)
derived before stays constant after exceeding saturation without having the
“snap back” effect. Considering the V (x) equation and analyzing numeri-
cally, one finds that the main problem lies in the square root term of Eq. 8.
According to expectation, this term should approach maximum faster with
increasing VDS. To be more precise, it is the inside term
2IDx
µn0CiZ
becoming less
dominant that makes V (x) never increase faster when VDS increases. Thus,
another expression after V SATDS is needed to make a complementary model
of V (x). It will definitely be the most essential improvement to be done in
future work.
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CHAPTER 6
FURTHER RESEARCH DEVELOPMENT
6.1 Expectation Model of V (x) in Future Work
An idea from [24] can be adopted to build the new V (x) model. The
model comes from a conventional silicon MOSFET structure. It mainly de-
scribes the ∆x that “snaps back” along the channel from the maximum chan-
nel length to the pinch-off point, which is controlled by gate bias under differ-
ent drain-source voltages. The l in Eq. 18 is calculated by
√
GaAs
ox
∗ Tox ∗ x,
where GaAs and ox are both permittivity, Tox is the thickness of the gate
oxide, and SAT is the field strength in the channel after saturation.
∆x = l ∗ sinh−1[
VDS − VG′T sat(L−∆X0)VG′T+msat(L−∆X0)
l ∗ sat ] (18)
To solve the equation above, iteration is needed, in which ∆X0 is a value
we defined to be the initial value of ∆x in the first stage. After calculating
the “snap back” distance, we let the V (x) increase to maximum at the point
x = L − ∆x, and hold it constant from the point to drain in the channel.
Simulating the idea until it converges, Fig. 6.1 is the expectation curve model
of V (x) without considering leakage. The new expectation model has V (x)
reaching maximum faster with larger applied VDS. Looking back at the band
diagram in Fig. 2.2, the earlier the V (x) gets to its maximum along the
channel, the deeper the δ-doped channel will be, which makes the barrier
thinner (shorter tunnel length). And this causes the tunneling probability
to increase as well as the charge distribution. Hence, the magnitude of the
gate current at VDS > VNDR will increase (more leakage happen), which will
make a slow increment of VG′ . Then the IDS will increase as well. All of
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these expectations fit with the experimental data in Fig. 2.3.
Figure 6.1: Expectation curve of V (x) versus x without leakage under V (x) =
0.8V, drain-source applied voltage range from 0V to 0.8V with a 0.2V step.
Constants are µn0 = 5406cm
2/VS, Ci = 0.0038F/m2, c = 500V/cm, L =
2µm, Z = 60µm, Vth = −0.47V and RS = 180Ω at room temperature.
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